In Fig.1 , it is seen the nFETs V T (L g = 1µm) is effectively reduced up to 600mV when increasing the La 2 O 3 cap thicknesses. However there is a penalty of considerable mobility degradation for the case of using 1nm think La 2 O 3 cap. Thus 0.5nm thickness is considered as the optimum La 2 O 3 cap thickness for the device integration described in the following part of this paper. 
Integration LaO x capping layer into CMOS devices
CMOS transistors were fabricated using both DMDD and SMDD approaches. Fig.4 outlines the schematic DMDD integration flow. The first gate stack (Ta 2 C/ LaO cap/ HfSiO) is deposited ( Fig.4a ) and selectively removed from the complementary side using a Si hard mask (Fig.4b ). The second gate (TaCNO/ AlO cap/ HfSiO) is formed again using a Si hard mask ( Fig.4c ). Next, the poly-Si is deposited ( Fig.4d ) and gate patterning is done by immersion lithography and dry etch (Fig.4e ). The remainder of the flow follows conventional CMOS processing. Cross-sectional high resolution transmission electron microscopy of n-& p-MOSFETs fabricated using DMDD approach with gate lengths of 45nm are shown in Fig.5 along with a detailed view of the gate stack interfaces after gate etch. The n-& p-MOSFETs boundaries on an inverter circuit can be seen as inset of Fig.6 (after silicidation). Symmetric low V T values of ±0.25V can be obtained for both n-and p-MOSFETs (Fig.6 ). In Fig. 7(a) , both short-channel n-and p-FETs (L g = 55nm) fabricated using DMDD approach exhibit well-behaved I d -V g characteristics. As shown in Fig. 7(b) , the unstrained I DSAT of 1035/500 μA/μm for n-/ p-MOSFETs at I OFF =100nA/μm and an operating voltage or |V DD |=1.1V are demonstrated on a single wafer. Next, we explain the SMDD process flow. As schematically shown in Fig.8 could guarantee an excellent adhesion towards the dielectrics layer, which can not be achieved via 248nm photo-resist only. Fig.9 illustrates the superior adhesion and sharp patterning achieved with wet BARC.
2) The high-κ wet capping removal required for the proposed process flow must be resist-compatible, highly selective (>100) to the underlying layer (SiO 2 or HfSiON). As summarized in Table 1 , diluted HCl is the chemistry of choice for La 2 O 3 , and TMAH for Al 2 O 3 . 3) Once the high-κ capping has been selectively removed, the photo resist must be stripped without damaging the exposed materials. The resist strip (NMP-based) and post-cleans (APM-based) process details are provided in Table 1 . It's worthy noting that during SMDD process, both selective high-κ removal and resist strip processes have been characterized physically and electrically indicating no major impact on V T , EOT, gate leakage, mobility and gate dielectric integrity. In Table- 2, a comparison is made between SMDD and DMDD. The key advantage of SMDD is that the number of process step can be significantly reduced by 40%, which means much lower manufacturing cost. It also allows relatively easier and simpler gate etch profile control since the same metal is used for both n-and p-MOS areas. On the other hand, the V T tuning flexibility is scarified for SMDD process, as only dielectrics capping layer can be utilized for such a purpose. In contrast, in DMDD process, the combination of dielectrics capping layer and metal gate itself allows a wider V T tuning capability. In addition, for for SMDD approach, attention needs to be paid to avoid the potential impact of capping layer removal process to the gate dielectrics integrity. Gate dielectric not to ug hed be rem ov al processes G ate dielec tric only exposed to w e t ch em istries
Positive Bias Temperature Instability (PBTI) study of n-MOSFETs with LaO x capping layer
The PBTI of nFETs using LaO x capping layer is measured at 110 o C by using sense-andmeasure technique. V T relaxation with a 100s recovery time after each stress cycle is also measured for dielectric trapping/de-trapping investigation. The measurement set-up is depicted in Fig. 10 . With 100s recovery time 100s Fig. 10 . PBTI measurement set-up: sense-and-measure method and the V T relax with 100s recovery time after each stress cycle Fig. 11 . Stress-field dependent polarity-change PBTI V T shift is observed in the Ta 2 C gated n-MOSFETs when incorporating LaO x capping layer, regardless the position (i.e. either on top or immediately below HfSiO). Both laser and spike annealing were applied to the device under study. Fig. 11 plots the PBTI induced V T shifts vs. stress times for the Ta 2 C gated n-MOSFETs. A stress-field dependent two polarities V T shift is observed, regardless the LaO x capping layer position (i.e. either on top or immediately below HfSiO). This phenomenon was also reported in the Dysprosium silicate gate stack (Yu et al., 2008) , and can be explained by the competition between electron de-trapping (dominate at low-stress field) and electron trapping /defect generation (dominate at high-stress field). The V T relaxation on these devices with various source/drain activation processes (i.e. spike or laser annealing) during PBTI recovery periods (100s) is also examined, as shown in Fig.  12 . It is observed that the LLP annealed device exhibits a different relaxation behavior as compared to MLP/HLP case, when positioning LaO x -cap either on top or below HfSiO: V T follows HfSiO x -like (i.e. no La) recovery behavior initially and then changes to the La silicate-like gradually as the stress time increases. It is believed that the relaxation behaviors can be explained by the electron de-trap from bulk traps, which are generated by LaO/ HfSiO (or SiO) intermixing during PBTI stress, and trap back during the recovery period. Insufficient intermixing is expected for the devices under low power anneal, which not only reduces V T relaxation amplitude (less trap generation) but also makes relaxation of both Hfhost dielectrics and La-silicate seen simultaneously. In the case of TaCNO gated n-MOSFETs (Fig.13) , normal PBTI and pure HfSiO-like V T relaxation (see Fig.12 ) are observed. Further, cross-sectional TEM images together with electron-energy loss spectroscopy or EELS study (Fig. 14) suggest the LaO /HfSiO x intermixing, and also interactions between dielectrics and electrodes (Ta 2 C or TaCNO). Interestingly, both image contrast and EELS analysis identifies an oxygen-less region (~1nm) at the bottom of TaCNO electrode. Likely there, the oxygen is incorporated from TaCNO into dielectrics during the intermixing process, and this also links to the worse EOT scalability of TaCNO than Ta 2 C (see Fig.3 also) . Considering these, we thus believe the trapping / de-trapping defects generated from dielectric intermixing are probably related to the oxygen vacancies incorporation (Shen et al., 2004) : TaCNO can provide oxygen, suppressing bulk trapping generation in La / Dy based silicates. It is more evident when placing cap layers above high κ layer. Schematic diagrams illustrating these phenomena are provided in Fig. 15 . 
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Conclusion
A comprehensive study is presented on the integration of LaO x capping layer for sub-45nm metal gated CMOS devices with Hf-based high-κ dielectrics in a gate first manner. Two different integration routes, i.e. DMDD and SMDD flow, are reported and compared. The device PBTI study is also provided.
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